Gate Driver Circuit with All-Magnetic Isolation for Cascode-Connected SiC JFETs in a Three-Level T-Type Bridge-Leg
نویسندگان
چکیده
This article presents a gate driver circuit with all-magnetic isolation for driving silicon carbide (SiC) power devices in three-level T-type bridge-leg. Gate circuitry SiC has to be tolerant of rapid common-mode voltage changes. With respect the resultant potentially problematic current paths, an arrangement transformers is proposed supplying drive signals and their local floating circuits. The high-frequency carrier phase-switching technique used reduce number transformers. Signal timing other implementation issues are addressed when using this converter. demonstrated 540 V bridge-leg constructed around 650 1200 cascode-connected normally-on junction field effect transistors (JFETs).
منابع مشابه
Cascode Configuration Eases Challenges of Applying SiC JFETs
After explaining the basic operation of a SiC JFET plus silicon MOSFET cascode circuit, the dynamics of cascode switching will be discussed and the use of a QRR tester to evaluate the reverse-recovery characteristics of a cascode circuit will be explained. A comparison of the cascode’s reverse recovery with that of a SiC MOSFET reveals that the JFET cascode actually performs better than the SiC...
متن کاملA Universal Soi-based High Temperature Gate Driver Integrated Circuit for Sic Power Switches with On-chip Short Circuit Protection
In recent years, increasing demand for hybrid electric vehicles (HEVs) has generated the need for reliable and low-cost hightemperature electronics which can operate at the high temperatures under the hood of these vehicles. A high-voltage and high temperature gate-driver integrated circuit for SiC FET switches with short circuit protection has been designed and implemented in a 0.8-micron sili...
متن کاملDesign and Analysis of New Level Shifter With Gate Driver for Li-Ion Battery Charger in 180nm CMOS Technology
In this work, the design and analysis of new Level Shifter with Gate Driver for Li-Ion battery charger is proposed for high speed and low area in 180nm CMOS technology. The new proposed level shifter is used to raise the voltage level and significantly reduces transfer delay 1.3ns (transfer delay of conventional level shifter) to 0.15ns with the same input signal. Also, the level shifter with g...
متن کاملA Dynamic Timing Delay for Accurate Gate-level Circuit Simulation
A dynamic delay model, which includes the nonlinear loading effect, the effects of the input transition time and the multiple-input triggering, is proposed for the gate-level timing simulation. It is shown that the developed delay model gives near circuit-level accuracy with comparable speed to other common delay models.
متن کاملA New Half-Bridge High Voltage Monolithic IGBT Gate Driver with Full Protection and Diagnostic Feedback
A new half bridge gate driver IC for high voltage applications developed in high-voltage CMOS technology is described. It includes two driving stages able to source and sink 2A and 3A respectively: one driver is referenced to ground voltage, while the other may float up to 1200V above the former. The IC integrates the full digital section to interface a 3.3V controller and includes a set of fea...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Energies
سال: 2023
ISSN: ['1996-1073']
DOI: https://doi.org/10.3390/en16031226